633:
621:
609:
25:
677:: It is an improved version of a counting ADC. The circuit consists of an up-down counter with the comparator controlling the direction of the count. The analog output of the DAC is compared with the analog input. If the input is greater than the DAC output signal, the output of the comparator goes high and the counter is caused to count up. The tracking ADC has the advantage of being simple. The disadvantage, however, is the time needed to stabilize as a new conversion value is directly proportional to the rate at which the analog signal changes.
232:
543:
90:
687:
822:(e.g. 1.1, 2.12, 4.05, 8.01, etc.) – a successive-approximation approach might not output the ideal value because the binary search algorithm incorrectly removes what it believes to be half of the values the unknown input cannot be. Depending on the difference between actual and ideal performance, the maximal error can easily exceed several LSBs, especially as the error between the actual and ideal
706:
646:
Successive steps involve taking the identified region from before and further dividing the region into two and continuing identification. This occurs until all possible choices of digital representations are exhausted, leaving behind an identified region that corresponds to only one of the digital representations.
702:. The charge-scaling DAC simply consists of an array of individually switched binary-weighted capacitors. The amount of charge upon each capacitor in the array is used to perform the aforementioned binary search in conjunction with a comparator internal to the DAC and the successive-approximation register.
645:
The successive approximation ADC can be alternatively explained by first uniformly assigning each digital output to corresponding ranges as shown. It can be seen that the algorithm essentially divides the voltage range into two regions and checks which of the two regions the input voltage belongs to.
581:
The working of a 4-bit successive approximation ADC is illustrated below. The MSB is initially set to 1 whereas the remaining digits are set to zero. If the input voltage is lower than the value stored in the register, on the next clock cycle, the register changes its value to that illustrated in the
574:
When the analog input is being compared to the internal DAC output, it effectively is being compared to each of these binary weights, starting with the 2.5 V and either keeping it or clearing it as a result. Then by adding the next weight to the previous result, comparing again, and repeating
566:
The ten steps to converting an analog input to 10 bit digital, using successive approximation, are shown here for all voltages from 5 V to 0 V in 0.1 V iterations. Since the reference voltage is 5 V, when the input voltage is also 5 V, all bits are set. As the voltage is
593:
In n-th clock cycle, if voltage is higher than digital equivalent voltage of the number in register, the (n+1)-th digit from the left is set to 1. If the voltage were lower than digital equivalent voltage, then n-th digit from left is set to zero and the next digit is set to 1. To perform a
809:, then the comparator outputs a digital 1 as the MSB, otherwise it outputs a digital 0 as the MSB. Each capacitor is tested in the same manner until the comparator input voltage converges to the offset voltage, or at least as close as possible given the resolution of the DAC.
570:
The binary weights assigned to each bit, starting with the MSB, are 2.5, 1.25, 0.625, 0.3125, 0.15625, 0.078125, 0.0390625, 0.01953125, 0.009765625, 0.0048828125. All of these add up to 4.9951171875, meaning binary 1111111111, or one LSB less than 5.
582:
figure by following the green line. If the input voltage is higher, then on the next clock cycle, the register changes its value to that illustrated in the figure by following the red line. The simplified structure of this type of ADC that acts on
760:, which corresponds to the full-scale range of the ADC. Due to the binary-weighting of the array, the MSB capacitor forms a 1:1 charge divider with the rest of the array. Thus, the input voltage to the comparator is now
93:
Successive-approximation ADC block diagram showing digital-to-analog converter (DAC), end of conversion indicator (EOC), successive approximation register (SAR), sample and hold circuit (S/H), input voltage
826:
becomes large for one or more bits. Since the actual input is unknown, it is therefore very important that accuracy of the analog circuit used to implement a SAR ADC be very close to the ideal
271:
until every bit in the SAR has been tested. The resulting code is the digital approximation of the sampled input voltage and is finally output by the SAR at the end of the conversion (EOC).
658:: The D to A converter can be easily turned around to provide the inverse function A to D conversion. The principle is to adjust the DAC's input code until the DAC's output comes within
567:
decreased to 4.9 V, only some of the least significant bits are cleared. The MSB will remain set until the input is one half the reference voltage, 2.5 V.
614:
Setup where output values of the ADC are arranged in a grid, vertical axis corresponding to voltage. It is a 4-bit ADC that measures input voltages from 0V to 15V.
267:, then the comparator causes the SAR to reset this bit; otherwise, the bit is left as 1. Then the next bit is set to 1 and the same test is done, continuing this
723:. This step provides automatic offset cancellation (i.e. the offset voltage represents nothing but dead charge, which can't be juggled by the capacitors).
54:
900:
735:. The capacitors now have a charge equal to their respective capacitance times the input voltage minus the offset voltage upon each of them.
575:
until all the bits and their weights have been compared to the input, the result, a binary number representing the analog input, is found.
738:
The capacitors are then switched so that this charge is applied across the comparator input, creating a comparator input voltage equal to
869:
921:
882:
76:
47:
137:
916:
258:
into the comparator circuit for comparison with the sampled input voltage. If this analog voltage exceeds
844:
699:
185:
149:
121:
632:
620:
546:
Operation of successive-approximation ADC as input voltage falls from 5 to 0 V. Iterations on the
37:
926:
41:
33:
931:
268:
247:
1. This code is fed into the DAC, which then supplies the analog equivalent of this digital code
195:
A successive-approximation register subcircuit designed to supply an approximate digital code of
818:
When implemented as an analog circuit – where the value of each successive bit is not perfectly
58:
608:
240:
8:
894:
839:
189:
714:
The capacitor array is completely discharged to the offset voltage of the comparator,
878:
865:
231:
594:
conversion, an N-bit ADC requires N such clock cycles excluding the initial state.
386:
157:
125:
751:
The actual conversion process proceeds. First, the MSB capacitor is switched to
694:
One of the most common implementations of the successive-approximation ADC, the
296:
in is the normalized input voltage. The objective is to approximately digitize
910:
140:
levels before finally converging upon a digital output for each conversion.
133:
244:
129:
895:
Understanding SAR ADCs: Their
Architecture and Comparison with Other ADCs
626:
Previously established setup where an input voltage of 10.4V is provided.
188:
and outputs the result of the comparison to the successive-approximation
726:
All of the capacitors within the array are switched to the input signal
671:
LSB to the analog input which is to be converted to binary digital form.
638:
Previously established setup where an input voltage of 9.4V is provided.
590:
Initialize register with MSB set to 1 and all other values set to zero.
217:
89:
681:
686:
542:
239:
The successive approximation register is initialized so that the
161:
220:
with an analog voltage equal to the digital code output of the
830:
values; otherwise, it cannot guarantee a best match search.
507:
A register to store the output of the comparator and apply
705:
862:
CMOS Circuit Design, Layout, and
Simulation, 3rd Edition
504:
by comparing the DAC's voltage with the input voltage.
152:
circuit typically consists of four chief subcircuits:
813:
436:
As shown in the above algorithm, a SAR ADC requires:
698:
successive-approximation ADC, uses a charge-scaling
207:
An internal reference DAC that, for comparison with
901:
Choose the right A/D converter for your application
682:Charge-redistribution successive-approximation ADC
235:Animation of a 4-bit successive-approximation ADC
908:
415:). It follows using mathematical induction that
46:but its sources remain unclear because it lacks
586:volts range can be expressed as an algorithm:
864:; R. J. Baker; Wiley-IEEE; 1208 pages; 2010;
877:; Analog Devices; Newnes; 976 pages; 2004;
175:An analog voltage comparator that compares
77:Learn how and when to remove this message
704:
685:
541:
230:
88:
601:Working of successive approximation ADC
909:
709:3 bits simulation of a capacitive ADC
484:A comparator to perform the function
312:. The algorithm proceeds as follows:
18:
16:Type of analog-to-digital converter
13:
855:
814:Use with non-ideal analog circuits
14:
943:
888:
550:axis. Approximation value on the
124:(ADC) that converts a continuous
631:
619:
607:
23:
184:to the output of the internal
1:
850:
160:circuit to acquire the input
148:The successive-approximation
143:
118:successive-approximation ADC
7:
845:Digital-to-analog converter
833:
649:
558:
452:A reference voltage source
150:analog-to-digital converter
122:analog-to-digital converter
10:
948:
922:Digital signal processing
103:) and reference voltage (
875:Data Conversion Handbook
440:An input voltage source
32:This article includes a
461:to normalize the input.
132:representation using a
61:more precise citations.
710:
691:
555:
316:Initial approximation
236:
113:
708:
696:charge-redistribution
689:
545:
464:A DAC to convert the
234:
136:through all possible
92:
274:Mathematically, let
243:(MSB) is equal to a
241:most significant bit
204:to the internal DAC.
917:Electronic circuits
785:. Subsequently, if
840:Quantization noise
711:
692:
690:Charge-scaling DAC
675:Servo tracking ADC
556:
302:to an accuracy of
237:
114:
34:list of references
870:978-0-470-88132-3
87:
86:
79:
939:
829:
825:
821:
808:
807:
803:
794:is greater than
793:
784:
783:
782:
778:
759:
747:
734:
722:
670:
669:
668:
664:
656:Counter type ADC
635:
623:
611:
585:
537:
503:
480:
469:
460:
448:
431:
414:
407:
403:
396:
384:
373:
333:
325:
311:
310:
306:
301:
295:
289:
266:
257:
226:
215:
203:
183:
171:
128:into a discrete
111:
102:
82:
75:
71:
68:
62:
57:this article by
48:inline citations
27:
26:
19:
947:
946:
942:
941:
940:
938:
937:
936:
927:Analog circuits
907:
906:
891:
858:
856:Further reading
853:
836:
827:
823:
819:
816:
805:
802:
796:
795:
792:
786:
780:
777:
771:
770:
768:
761:
758:
752:
746:
739:
733:
727:
721:
715:
684:
666:
662:
661:
659:
652:
643:
642:
641:
640:
639:
636:
628:
627:
624:
616:
615:
612:
603:
602:
583:
561:
531:
517:
508:
497:
485:
479:
471:
465:
459:
453:
447:
441:
425:
416:
409:
405:
398:
390:
387:signum function
375:
367:
353:
343:
335:
329:
323:
317:
308:
304:
303:
297:
291:
288:
281:
275:
265:
259:
255:
248:
225:
221:
216:, supplies the
214:
208:
202:
196:
182:
176:
170:
164:
158:sample-and-hold
146:
126:analog waveform
110:
104:
101:
95:
83:
72:
66:
63:
52:
38:related reading
28:
24:
17:
12:
11:
5:
945:
935:
934:
932:Approximations
929:
924:
919:
905:
904:
898:
890:
889:External links
887:
886:
885:
883:978-0750678414
872:
857:
854:
852:
849:
848:
847:
842:
835:
832:
815:
812:
811:
810:
800:
790:
775:
766:
756:
749:
744:
736:
731:
724:
719:
683:
680:
679:
678:
672:
651:
648:
637:
630:
629:
625:
618:
617:
613:
606:
605:
604:
600:
599:
598:
597:
596:
595:
591:
560:
557:
540:
539:
526:
512:
505:
493:
482:
475:
470:approximation
462:
457:
450:
445:
434:
433:
421:
362:
348:
339:
334:approximation
327:
321:
286:
279:
263:
253:
229:
228:
223:
212:
205:
200:
193:
180:
173:
168:
145:
142:
108:
99:
85:
84:
42:external links
31:
29:
22:
15:
9:
6:
4:
3:
2:
944:
933:
930:
928:
925:
923:
920:
918:
915:
914:
912:
902:
899:
896:
893:
892:
884:
880:
876:
873:
871:
867:
863:
860:
859:
846:
843:
841:
838:
837:
831:
799:
789:
774:
765:
755:
750:
743:
737:
730:
725:
718:
713:
712:
707:
703:
701:
697:
688:
676:
673:
657:
654:
653:
647:
634:
622:
610:
592:
589:
588:
587:
580:
576:
572:
568:
565:
553:
549:
544:
535:
529:
525:
521:
515:
511:
506:
501:
496:
492:
488:
483:
481:to a voltage.
478:
474:
468:
463:
456:
451:
444:
439:
438:
437:
429:
424:
420:
412:
401:
394:
388:
382:
378:
371:
365:
361:
357:
351:
347:
342:
338:
332:
328:
320:
315:
314:
313:
300:
294:
285:
278:
272:
270:
269:binary search
262:
252:
246:
242:
233:
219:
211:
206:
199:
194:
191:
187:
179:
174:
167:
163:
159:
155:
154:
153:
151:
141:
139:
135:
134:binary search
131:
127:
123:
120:is a type of
119:
107:
98:
91:
81:
78:
70:
60:
56:
50:
49:
43:
39:
35:
30:
21:
20:
874:
861:
817:
797:
787:
772:
763:
753:
741:
728:
716:
695:
693:
674:
655:
644:
578:
577:
573:
569:
563:
562:
551:
547:
533:
527:
523:
519:
513:
509:
499:
494:
490:
486:
476:
472:
466:
454:
442:
435:
427:
422:
418:
410:
399:
392:
380:
376:
369:
363:
359:
355:
349:
345:
340:
336:
330:
318:
298:
292:
283:
276:
273:
260:
250:
238:
209:
197:
177:
165:
147:
138:quantization
117:
115:
105:
96:
73:
64:
53:Please help
45:
59:introducing
911:Categories
851:References
579:Example 2:
564:Example 1:
218:comparator
67:March 2020
374:, where,
144:Algorithm
834:See also
650:Variants
559:Examples
190:register
897:- Maxim
804:⁄
779:⁄
665:⁄
430:| ≤ 1/2
385:is the
307:⁄
245:digital
162:voltage
130:digital
55:improve
881:
868:
413:< 0
395:) = +1
192:(SAR).
554:axis.
290:, so
40:, or
903:- TI
879:ISBN
866:ISBN
408:for
397:for
391:sgn(
801:ref
776:ref
757:ref
700:DAC
536:)/2
458:ref
402:≥ 0
372:)/2
324:= 0
287:ref
256:/2)
254:ref
222:SAR
213:ref
186:DAC
109:ref
913::
791:in
769:+
767:in
745:in
732:in
720:OS
532:−
530:−1
518:−
516:−1
498:−
446:in
426:−
406:−1
404:,
368:−
366:−1
354:−
352:−1
344:=
284:xV
282:=
280:in
264:in
224:in
201:in
181:in
169:in
156:A
116:A
100:in
44:,
36:,
828:2
824:2
820:2
806:2
798:V
788:V
781:2
773:V
764:V
762:−
754:V
748:.
742:V
740:−
729:V
717:V
667:2
663:1
660:±
584:2
552:y
548:x
538:.
534:x
528:i
524:x
522:(
520:s
514:i
510:x
502:)
500:x
495:i
491:x
489:(
487:s
477:i
473:x
467:i
455:V
449:.
443:V
432:.
428:x
423:n
419:x
417:|
411:x
400:x
393:x
389:(
383:)
381:x
379:(
377:s
370:x
364:i
360:x
358:(
356:s
350:i
346:x
341:i
337:x
331:i
326:.
322:0
319:x
309:2
305:1
299:x
293:x
277:V
261:V
251:V
249:(
227:.
210:V
198:V
178:V
172:.
166:V
112:)
106:V
97:V
94:(
80:)
74:(
69:)
65:(
51:.
Text is available under the Creative Commons Attribution-ShareAlike License. Additional terms may apply.
