250:
224:. Obviously there are some advantages over the bulk MOSFETs. The film is very thin in FDSOI devices so that the depletion region covers the whole channel region. In FDSOI the front gate (GOX) supports fewer depletion charges than the bulk so an increase in inversion charges occurs resulting in higher switching speeds. The limitation of the depletion charge by the BOX induces a suppression of the depletion capacitance and therefore a substantial reduction of the subthreshold swing allowing FD SOI MOSFETs to work at lower gate bias resulting in lower power operation. The
242:
452:. The crystalline silicon layer on insulator can be used to fabricate optical waveguides and other optical devices, either passive or active (e.g. through suitable implantations). The buried insulator enables propagation of infrared light in the silicon layer on the basis of total internal reflection. The top surface of the waveguides can be either left uncovered and exposed to air (e.g. for sensing applications), or covered with a cladding, typically made of silica
154:
66:, or SOS). The choice of insulator depends largely on intended application, with sapphire being used for high-performance radio frequency (RF) and radiation-sensitive applications, and silicon dioxide for diminished short-channel effects in other microelectronics devices. The insulating layer and topmost silicon layer also vary widely with application.
440:(SOS) process is widely used in high-performance RF applications. The intrinsic benefits of the insulating sapphire substrate allow for high isolation, high linearity and electro-static discharge (ESD) tolerance. Multiple other companies have also applied SOI technology to successful RF applications in smartphones and cellular radios.
345:
Seed methods - wherein the topmost Si layer is grown directly on the insulator. Seed methods require some sort of template for homoepitaxy, which may be achieved by chemical treatment of the insulator, an appropriately oriented crystalline insulator, or vias through the insulator from the underlying
228:
can reach the minimum theoretical value for MOSFET at 300K, which is 60mV/decade. This ideal value was first demonstrated using numerical simulation. Other drawbacks in bulk MOSFETs, like threshold voltage roll off, etc. are reduced in FDSOI since the source and drain electric fields can't interfere
139:
requirements to account for the buried oxide layer and concerns about differential stress in the topmost silicon layer. The threshold voltage of the transistor depends on the history of operation and applied voltage to it, thus making modeling harder. The primary barrier to SOI implementation is the
460:
The major disadvantage of SOI technology when compared to conventional semiconductor industry is increased cost of manufacturing. As of 2012 only IBM and AMD used SOI as basis for high-performance processors and the other manufacturers (Intel, TSMC, Global
Foundries etc.) used conventional silicon
219:
designs. There are two types of SOI devices: PDSOI (partially depleted SOI) and FDSOI (fully depleted SOI) MOSFETs. For an n-type PDSOI MOSFET the sandwiched n-type film between the gate oxide (GOX) and buried oxide (BOX) is large, so the depletion region can't cover the whole n region. So to some
134:
From a manufacturing perspective, SOI substrates are compatible with most conventional fabrication processes. In general, an SOI-based process may be implemented without special equipment or significant retooling of an existing factory. Among challenges unique to SOI are novel
914:
1257:
699:
870:
851:
140:
drastic increase in substrate cost, which contributes an estimated 10–15% increase to total manufacturing costs. FD-SOI (Fully
Depleted Silicon On Insulator) has been seen as a potential low cost alternative to FinFETs.
718:
214:
is formed on an insulator layer which may be a buried oxide (BOX) layer formed in a semiconductor substrate. SOI MOSFET devices are adapted for use by the computer industry. The buried oxide layer can be used in
626:
311:– the insulating layer is formed by directly bonding oxidized silicon with a second substrate. The majority of the second substrate is subsequently removed, the remnants forming the topmost Si layer.
779:
637:
203:
1258:"Silicon on Insulator (SoI) Market is Anticipated to Surpass USD 2.40 Billion By 2026 | APAC Region to Remain Forerunner in Global Silicon on Insulator Industry"
413:
to improve transistor performance. In
January 2005, Intel researchers reported on an experimental single-chip silicon rib waveguide Raman laser built using SOI.
50:
within the device, thereby improving performance. SOI-based devices differ from conventional silicon-built devices in that the silicon junction is above an
912:, Bajor, George & et al., "Using a rapid thermal process for manufacturing a wafer bonded soi semiconductor", issued 1988-09-13
979:
473:
As of 2020 the market utilizing the SOI process was projected to grow up by ~15% for the next 5 years according to Market
Research Future group.
377:
7455 CPU in late 2001, currently
Freescale is shipping SOI products in 180 nm, 130 nm, 90 nm and 45 nm lines. The 90 nm
91:
436:
began development of an SOI process technology utilizing a standard 0.5 ÎĽm CMOS node and an enhanced sapphire substrate. Its patented
1044:
Rong, Haisheng; Liu, Ansheng; Jones, Richard; Cohen, Oded; Hak, Dani; Nicolaescu, Remus; Fang, Alexander; Paniccia, Mario (January 2005).
1132:
1355:
369:'s 130 nm, 90 nm, 65 nm, 45 nm and 32 nm single, dual, quad, six and eight core processors since 2001.
330:
is a technology developed by
Silicon Genesis Corporation that separates the silicon via stress at the interface of silicon and
1179:
893:
830:
591:
1169:
1311:- The 7th session of MIGAS International Summer School on Advanced Microelectronics, devoted to SOI technology and devices
1094:
1203:
324:
which uses ion implantation followed by controlled exfoliation to determine the thickness of the uppermost silicon layer.
1317:- 12th session of the International Summer School on Advanced Microelectronics: "Silicon on Insulator (SOI) Nanodevices"
1335:
1330:
566:
189:
697:, "SOI wafers with 30-100 Ang. Buried OX created by wafer bonding using 30-100 Ang. thin oxide as bonding layer"
1290:
1019:
1232:
365:"Istar" PowerPC-AS microprocessor in 2000. Other examples of microprocessors built on SOI technology include
43:
732:
Yang-Kyu Choi; Asano, K.; Lindert, N.; Subramanian, V.; Tsu-Jae King; Bokor, J.; Chenming Hu (May 2000).
216:
27:
522:
975:
909:
868:, Hiroshi Fujioka, "Method of manufacturing semiconductor on insulator", issued 1991-10-29
865:
846:
774:
713:
694:
1119:
164:
1045:
784:
describes SOI buried oxide (BOX) structures and methods for implementing enhanced SOI BOX structures
74:
SOI technology is one of several manufacturing strategies to allow the continued miniaturization of
1350:
1340:
733:
127:
82:" (or "More Moore", abbreviated "MM"). Reported benefits of SOI relative to conventional silicon (
608:
433:
421:
994:
171:
810:
654:
47:
954:
1143:
531:
249:
230:
51:
8:
493:
437:
410:
105:
63:
1097:. Fabtech: The online information source for semiconductor professionals. Archived from
535:
350:
An exhaustive review of these various manufacturing processes may be found in reference
1076:
756:
488:
225:
1175:
1068:
889:
849:, Atsushi Ogura, "Method of fabricating SOI substrate", issued 1999-03-30
826:
587:
562:
449:
331:
20:
760:
1360:
1345:
1080:
1060:
818:
748:
539:
290:
680:
340:
is a technology developed by Canon which is based on porous silicon and water cut.
609:"Silicon-on-insulator — SOI technology and ecosystem — Emerging SOI applications"
482:
75:
55:
822:
1098:
79:
520:
Celler, G. K.; Cristoloveanu, S. (2003). "Frontiers of silicon-on-insulator".
1324:
752:
498:
390:
308:
241:
207:
427:
1072:
405:
technology for each process node, instead focusing on other venues such as
1296:
995:"Chip Architect: Intel and Motorola/AMD's 130 nm processes to be revealed"
796:
Characterization and
Simulation of SOI MOSFETs with Back Potential Control
221:
1302:
1064:
716:, "Ultra-thin body super-steep retrograde well (SSRW) FET devices"
543:
402:
382:
370:
316:
211:
136:
83:
1287:- a site with extensive information and education for SOI technology
1120:
Chartered expands foundry market access to IBM's 90nm SOI technology
731:
123:
Lower leakage currents due to isolation thus higher power efficiency
386:
362:
59:
293:
process followed by high temperature annealing to create a buried
1314:
1308:
1204:"Silicon-on-Insulator Substrates: The Basis of Silicon Photonics"
811:"1.5 Challenges to Ultralow-Power Semiconductor Device Operation"
378:
374:
98:
39:
321:
233:(FBE)" since the film is not connected to any of the supplies.
398:
273:
42:
semiconductor devices in a layered silicon–insulator–silicon
1299:- a site with extensive information regarding SOI technology
1284:
130:(resistant to soft errors), reducing the need for redundancy
462:
417:
406:
815:
114:
Better yield due to high density, better wafer utilization
1305:- a newsletter about the SOI industry, produced by Soitec
734:"Ultrathin-body SOI MOSFET for deep-sub-tenth micron era"
428:
Use in high-performance radio frequency (RF) applications
394:
366:
358:
101:
due to complete isolation of the n- and p-well structures
94:, which improves power consumption at matched performance
1135:
MMPAs, Envelope
Tracking, Antenna Tuning, FEMs, and MIMO
928:
314:
One prominent example of a wafer bonding process is the
397:
use SOI technology as well. Competitive offerings from
353:
268:-based SOI wafers can be produced by several methods:
90:
Lower parasitic capacitance due to isolation from the
1168:
Reed, Graham T.; Knights, Andrew P. (5 March 2004).
886:
SemiConductor Wafer
Bonding: Science and Technology
519:
584:Silicon-on-Insulator Technology: Materials to VLSI
229:due to the BOX. The main problem in PDSOI is the "
1043:
559:SOI design: analog, memory and digital techniques
556:
204:metal–oxide–semiconductor field-effect transistor
1322:
1095:"TSMC has no customer demand for SOI technology"
1020:"NXP Semiconductors - Automotive, Security, IoT"
78:devices, colloquially referred to as "extending
864:
416:As for the traditional foundries, on July 2006
111:Reduced temperature dependency due to no doping
557:Marshall, Andrew; Natarajan, Sreedhar (2002).
19:For silicon on insulator optical devices, see
952:
845:
813:. In Lury, S.; Xu, J.; Zaslavsky, A. (eds.).
236:
1167:
1037:
908:
627:"Silicon On Insulator (SOI) Implementation"
883:
190:Learn how and when to remove this message
16:Technology in semiconductor manufacturing
808:
793:
515:
513:
248:
240:
581:
1323:
1256:Future, Market Research (2021-02-17).
1255:
624:
606:
1226:
1224:
510:
401:however continue to use conventional
1230:
955:"ELTRAN® Novel SOI Wafer Technology"
420:claimed no customer wanted SOI, but
354:Use in the microelectronics industry
320:method developed by the French firm
147:
625:Kodeti, Narayan M. (October 2010).
443:
62:(these types of devices are called
13:
1221:
1171:Silicon Photonics: An Introduction
1130:
143:
14:
1372:
1278:
1201:
992:
777:, "Vertical MOSFET SRAM cell"
655:"IBM touts chipmaking technology"
361:began to use SOI in the high-end
104:Higher performance at equivalent
1356:Semiconductor device fabrication
1142:. Mobile Experts. Archived from
884:Tong, Q.-Y.; Gösele, U. (1998).
455:
152:
69:
1249:
1195:
1161:
1124:
1113:
1087:
1012:
986:
968:
946:
921:
902:
877:
858:
839:
802:
787:
767:
725:
485:- similar technology from Intel
120:No body or well taps are needed
38:) technology is fabrication of
706:
687:
673:
647:
618:
607:Mendez, Horacio (April 2009).
600:
575:
550:
448:SOI wafers are widely used in
385:-based processors used in the
161:This section needs editing to
1:
582:Colinge, Jean-Pierre (1991).
504:
468:
1293:- A search engine for SOI IP
1233:"Silicon on Insulator (SOI)"
1046:"An all-silicon Raman laser"
741:IEEE Electron Device Letters
424:devoted a whole fab to SOI.
289:ygen – uses an oxygen
7:
953:Yonehara, T; Sakaguchi, K.
823:10.1002/9781119069225.ch1-5
476:
206:(MOSFET) device in which a
28:semiconductor manufacturing
10:
1377:
636:. Infotech. Archived from
614:. SOI Industry Consortium.
523:Journal of Applied Physics
220:extent PDSOI behaves like
18:
1191:– via Google Books.
817:. Wiley. pp. 69–81.
681:"Samsung, GF Ramp FD-SOI"
237:Manufacture of SOI wafers
210:layer such as silicon or
1336:Semiconductor technology
1331:Semiconductor structures
753:10.1109/IEDM.1999.824298
163:comply with Knowledge's
1303:Advanced Substrate News
1285:SOI Industry Consortium
1262:GlobeNewswire News Room
434:Peregrine Semiconductor
422:Chartered Semiconductor
461:wafers to build their
254:
246:
117:Reduced antenna issues
108:. Can work at low VDDs
86:) processing include:
809:Balestra, F. (2016).
794:Balestra, F. (1985).
373:adopted SOI in their
291:ion beam implantation
252:
244:
48:parasitic capacitance
1101:on 28 September 2007
798:(PhD). INP-Grenoble.
411:tri-gate transistors
231:floating body effect
52:electrical insulator
32:silicon on insulator
1065:10.1038/nature03723
536:2003JAP....93.4955C
494:Wafer (electronics)
438:silicon on sapphire
202:An SOI MOSFET is a
172:improve the content
64:silicon on sapphire
999:chip-architect.com
489:Strain engineering
255:
247:
226:subthreshold swing
128:radiation hardened
1181:978-0-470-87034-1
1024:www.freescale.com
895:978-0-471-57481-1
832:978-1-119-06922-5
593:978-0-7923-9150-0
544:10.1063/1.1558223
450:silicon photonics
332:silicon-germanium
253:Smart Cut process
200:
199:
192:
21:silicon photonics
1368:
1273:
1272:
1270:
1269:
1253:
1247:
1246:
1244:
1243:
1231:McLellan, Paul.
1228:
1219:
1218:
1216:
1214:
1199:
1193:
1192:
1190:
1188:
1165:
1159:
1158:
1156:
1154:
1148:
1141:
1133:"Handset RFFEs:
1128:
1122:
1117:
1111:
1110:
1108:
1106:
1091:
1085:
1084:
1050:
1041:
1035:
1034:
1032:
1030:
1016:
1010:
1009:
1007:
1005:
993:Vries, Hans de.
990:
984:
983:
982:
978:
972:
966:
965:
959:
950:
944:
943:
941:
939:
925:
919:
918:
917:
913:
906:
900:
899:
881:
875:
874:
873:
869:
862:
856:
855:
854:
850:
843:
837:
836:
806:
800:
799:
791:
785:
783:
782:
778:
771:
765:
764:
738:
729:
723:
722:
721:
717:
710:
704:
703:
702:
698:
691:
685:
684:
683:. 27 April 2018.
677:
671:
670:
668:
666:
651:
645:
644:
642:
631:
622:
616:
615:
613:
604:
598:
597:
579:
573:
572:
554:
548:
547:
517:
444:Use in photonics
304:
303:
302:
267:
266:
265:
195:
188:
184:
181:
175:
156:
155:
148:
1376:
1375:
1371:
1370:
1369:
1367:
1366:
1365:
1351:Nanoelectronics
1341:Microtechnology
1321:
1320:
1281:
1276:
1267:
1265:
1264:(Press release)
1254:
1250:
1241:
1239:
1229:
1222:
1212:
1210:
1202:Rigny, Arnaud.
1200:
1196:
1186:
1184:
1182:
1166:
1162:
1152:
1150:
1149:on 4 March 2016
1146:
1139:
1129:
1125:
1118:
1114:
1104:
1102:
1093:
1092:
1088:
1059:(7042): 292–4.
1048:
1042:
1038:
1028:
1026:
1018:
1017:
1013:
1003:
1001:
991:
987:
980:
974:
973:
969:
957:
951:
947:
937:
935:
927:
926:
922:
915:
907:
903:
896:
882:
878:
871:
863:
859:
852:
844:
840:
833:
807:
803:
792:
788:
780:
773:
772:
768:
736:
730:
726:
719:
712:
711:
707:
700:
693:
692:
688:
679:
678:
674:
664:
662:
661:. 29 March 2001
653:
652:
648:
640:
629:
623:
619:
611:
605:
601:
594:
580:
576:
569:
555:
551:
518:
511:
507:
483:Intel TeraHertz
479:
471:
458:
446:
430:
356:
301:
298:
297:
296:
294:
264:
261:
260:
259:
257:
239:
196:
185:
179:
176:
169:
165:Manual of Style
157:
153:
146:
144:SOI transistors
76:microelectronic
72:
56:silicon dioxide
24:
17:
12:
11:
5:
1374:
1364:
1363:
1358:
1353:
1348:
1343:
1338:
1333:
1319:
1318:
1312:
1306:
1300:
1294:
1288:
1280:
1279:External links
1277:
1275:
1274:
1248:
1220:
1194:
1180:
1160:
1123:
1112:
1086:
1036:
1011:
985:
967:
962:Cutting Edge 2
945:
920:
901:
894:
876:
857:
838:
831:
801:
786:
766:
724:
705:
686:
672:
646:
643:on 2013-04-18.
617:
599:
592:
574:
567:
549:
508:
506:
503:
502:
501:
496:
491:
486:
478:
475:
470:
467:
457:
454:
445:
442:
429:
426:
355:
352:
348:
347:
343:
342:
341:
335:
325:
306:
299:
285:plantation of
262:
238:
235:
198:
197:
160:
158:
151:
145:
142:
132:
131:
124:
121:
118:
115:
112:
109:
102:
97:Resistance to
95:
71:
68:
15:
9:
6:
4:
3:
2:
1373:
1362:
1359:
1357:
1354:
1352:
1349:
1347:
1344:
1342:
1339:
1337:
1334:
1332:
1329:
1328:
1326:
1316:
1313:
1310:
1307:
1304:
1301:
1298:
1295:
1292:
1291:SOI IP portal
1289:
1286:
1283:
1282:
1263:
1259:
1252:
1238:
1234:
1227:
1225:
1209:
1208:Photonics.com
1205:
1198:
1183:
1177:
1173:
1172:
1164:
1145:
1138:
1136:
1131:Madden, Joe.
1127:
1121:
1116:
1100:
1096:
1090:
1082:
1078:
1074:
1070:
1066:
1062:
1058:
1054:
1047:
1040:
1025:
1021:
1015:
1000:
996:
989:
977:
971:
963:
956:
949:
934:
933:www.sigen.com
930:
924:
911:
905:
897:
891:
887:
880:
867:
861:
848:
842:
834:
828:
824:
820:
816:
812:
805:
797:
790:
776:
770:
762:
758:
754:
750:
746:
742:
735:
728:
715:
709:
696:
690:
682:
676:
660:
656:
650:
639:
635:
628:
621:
610:
603:
595:
589:
585:
578:
570:
568:0-7923-7640-4
564:
560:
553:
545:
541:
537:
533:
529:
525:
524:
516:
514:
509:
500:
499:Wafer bonding
497:
495:
492:
490:
487:
484:
481:
480:
474:
466:
464:
456:Disadvantages
453:
451:
441:
439:
435:
425:
423:
419:
414:
412:
408:
404:
400:
396:
392:
391:PlayStation 3
388:
384:
380:
376:
372:
368:
364:
360:
351:
344:
339:
336:
333:
329:
326:
323:
319:
318:
313:
312:
310:
309:Wafer bonding
307:
292:
288:
284:
281:eparation by
280:
276:
275:
271:
270:
269:
251:
245:SIMOX process
243:
234:
232:
227:
223:
218:
213:
209:
208:semiconductor
205:
194:
191:
183:
173:
168:
166:
159:
150:
149:
141:
138:
129:
125:
122:
119:
116:
113:
110:
107:
103:
100:
96:
93:
89:
88:
87:
85:
81:
77:
70:Industry need
67:
65:
61:
57:
53:
49:
45:
41:
37:
33:
29:
22:
1266:. Retrieved
1261:
1251:
1240:. Retrieved
1236:
1211:. Retrieved
1207:
1197:
1185:. Retrieved
1170:
1163:
1151:. Retrieved
1144:the original
1134:
1126:
1115:
1103:. Retrieved
1099:the original
1089:
1056:
1052:
1039:
1027:. Retrieved
1023:
1014:
1002:. Retrieved
998:
988:
970:
961:
948:
936:. Retrieved
932:
923:
904:
885:
879:
860:
841:
814:
804:
795:
789:
769:
747:(5): 254–5.
744:
740:
727:
708:
689:
675:
663:. Retrieved
658:
649:
638:the original
633:
620:
602:
586:. Springer.
583:
577:
558:
552:
527:
521:
472:
459:
447:
431:
415:
357:
349:
337:
327:
315:
286:
282:
278:
272:
256:
201:
186:
177:
170:Please help
162:
133:
92:bulk silicon
73:
54:, typically
46:, to reduce
35:
31:
25:
929:"SIGEN.COM"
634:White Paper
530:(9): 4955.
222:bulk MOSFET
180:August 2023
126:Inherently
80:Moore's Law
1325:Categories
1268:2021-03-07
1242:2021-03-07
976:US 5417180
910:US 4771016
866:US 5061642
847:US 5888297
775:US 7138685
714:US 7002214
695:US 6835633
561:. Kluwer.
505:References
469:SOI market
346:substrate.
328:NanoCleave
1315:MIGAS '09
1309:MIGAS '04
1174:. Wiley.
888:. Wiley.
432:In 1990,
403:bulk CMOS
383:Power ISA
371:Freescale
317:Smart Cut
212:germanium
137:metrology
84:bulk CMOS
44:substrate
1297:AMDboard
1237:Semiwiki
1187:22 April
1105:22 April
1073:15931210
1029:22 April
1004:22 April
964:. Canon.
938:22 April
761:43561939
665:22 April
659:cnet.com
477:See also
387:Xbox 360
60:sapphire
1361:Silicon
1346:MOSFETs
1081:4423069
532:Bibcode
465:chips.
379:PowerPC
375:PowerPC
363:RS64-IV
99:latchup
40:silicon
1178:
1079:
1071:
1053:Nature
981:
916:
892:
872:
853:
829:
781:
759:
720:
701:
590:
565:
393:, and
381:- and
338:ELTRAN
334:alloy.
322:Soitec
305:layer.
1213:7 May
1153:2 May
1147:(PDF)
1140:(PDF)
1077:S2CID
1049:(PDF)
958:(PDF)
757:S2CID
737:(PDF)
641:(PDF)
630:(PDF)
612:(PDF)
399:Intel
274:SIMOX
1215:2023
1189:2018
1176:ISBN
1155:2012
1107:2018
1069:PMID
1031:2018
1006:2018
940:2018
890:ISBN
827:ISBN
667:2018
588:ISBN
563:ISBN
463:CMOS
418:TSMC
409:and
407:HKMG
217:SRAM
1061:doi
1057:433
819:doi
749:doi
540:doi
395:Wii
367:AMD
359:IBM
295:SiO
258:SiO
106:VDD
58:or
36:SOI
26:In
1327::
1260:.
1235:.
1223:^
1206:.
1075:.
1067:.
1055:.
1051:.
1022:.
997:.
960:.
931:.
825:.
755:.
745:21
743:.
739:.
657:.
632:.
538:.
528:93
526:.
512:^
389:,
287:OX
283:IM
277:-
30:,
1271:.
1245:.
1217:.
1157:.
1137:"
1109:.
1083:.
1063::
1033:.
1008:.
942:.
898:.
835:.
821::
763:.
751::
669:.
596:.
571:.
546:.
542::
534::
300:2
279:S
263:2
193:)
187:(
182:)
178:(
174:.
167:.
34:(
23:.
Text is available under the Creative Commons Attribution-ShareAlike License. Additional terms may apply.
