454:
27:
419:
535:
On the basis of the IDT Centaur acquisition, VIA appears to have come into possession of at least three patents, which cover key aspects of processor technology used by Intel. On the basis of the negotiating leverage these patents offered, in 2003 VIA arrived at an agreement with Intel that allowed
387:
Because the embedded system marketplace prefers low-power, low-cost CPU designs, VIA began targeting this segment more aggressively because the C3 fit those traits rather well. Centaur
Technology concentrated on adding features attractive to the embedded marketplace. An example built into the first
344:
The VIA C3 processor continued an emphasis on minimizing power consumption with the next die shrink to a mixed 130/150 nm process. "Ezra" (C5C) and "Ezra-T" (C5N) were only new revisions of the "Samuel 2" core with some minor modifications to the bus protocol of "Ezra-T" to match compatibility
365:. The number of pipeline stages was increased from 12 to 16, to allow for continued increases in clock speed. Additionally, it implemented the cmov instruction, making it a 686-class processor. The Linux kernel refers to this core as the C3-2. It also removes
407:. At the time VIA also boosted the FSB to 200 MHz and introduced new chipsets such as the CN400 to support it. The new 200 MHz FSB chips are only available in BGA packages, as they are not compatible with existing Socket 370 motherboards.
360:
The "Nehemiah" (C5XL) was a major core revision. At the time, VIA's marketing efforts did not fully reflect the changes that had taken place. The company addressed numerous design shortcomings of the older cores, including the half-speed
500:
advocates, who stated a smaller set of instructions, better optimized, would deliver faster overall CPU performance. As it makes heavy use of memory operands, both as source and destination, the C3 design itself cannot qualify as RISC
485:
The pipeline is arranged to provide one-clock execution of the heavily used register–memory and memory–register forms of x86 instructions. Several frequently used instructions require fewer pipeline clocks than on other x86
536:
for a ten-year patent cross license, enabling VIA to continue to design and manufacture x86 compatible CPUs. VIA was also granted a three-year period of grace in which it could continue to use Intel socket infrastructure.
481:
are deliberately not implemented, because they impact the ability to increase the clock rate, require a lot of extra die space and power, and have little impact on performance in several common application
345:
with Intel's
Pentium III "Tualatin" cores. VIA enjoyed the lowest power usage in the x86 CPU market for several years. Performance, however, fell behind due to the lack of improvements to the design.
392:. (These generators are falsely stated to be “quantum-based” in VIA's marketing literature. Detailed analysis of the generator makes it clear that the source of randomness is thermal, not quantum.)
434:, both in absolute terms and on a clock-for-clock basis, VIA's chips were much smaller, cheaper to manufacture, and lower power. This made them highly attractive in the embedded marketplace.
341:
technology at all, the new name was just a logical step. To improve power consumption and reduce manufacturing costs, Samuel 2 was produced with 150 nm process technology.
648:
527:. These and other high volume industrial applications are starting to generate big profits for VIA as the small form factor and low power advantages close embedded deals.
437:
This also enabled VIA to continue to scale the frequencies of their chips with each manufacturing process die shrink, while competitive products from Intel (such as the
474:, among other enhancements. While these features are not unique to VIA, memory access optimization is one area where they have not dropped features to save die space.
690:
750:
976:
793:
493:
and emulated. This saves die space and reduces power consumption. The impact upon the majority of real-world application scenarios is minimized.
966:
824:
678:
655:
770:
971:
862:
857:
847:
785:
694:
550:
389:
780:
872:
867:
817:
545:
477:
Clock frequency is in general terms favored over increasing instructions per cycle. Complex features such as
619:
720:
467:
396:
395:
The "Nehemiah+" (C5P) (stepping 8) revision brought a few more advancements, including a high-performance
130:
299:
555:
378:
790:
810:
462:
Because memory performance is the limiting factor in many benchmarks, VIA processors implement large
404:
370:
333:
was renamed VIA C3 with the switch to the advanced "Samuel 2" (C5B) core. The addition of an on-die
310:
163:
575:
515:
VIA's embedded platform products have reportedly (2005) been adopted in Nissan's car series, the
283:
67:
478:
152:
852:
471:
314:
183:
602:
8:
362:
934:
291:
760:
580:
287:
833:
295:
797:
765:
755:
400:
120:
786:
https://web.archive.org/web/20060615180950/http://www.sandpile.org/impl/c5xl.htm
898:
524:
516:
381:
80:
781:
https://web.archive.org/web/20070717014946/http://www.sandpile.org/impl/c5.htm
438:
410:
When this architecture was marketed it was often referred to as the "VIA C5".
960:
520:
939:
929:
167:
453:
442:
374:
205:
70:
418:
913:
490:
463:
334:
330:
260:
97:
893:
888:
802:
775:
441:) encountered severe thermal management issues, although the later
26:
944:
627:
349:
903:
366:
270:
157:
135:
431:
338:
139:
16:
Family of x86 central processing units for personal computers
497:
649:"Evaluation of VIA C3 "Nehemiah" Random Number Generator"
496:
These design guidelines are derivative from the original
427:
313:
allowing lower-level access to the CPU and in some cases
306:
337:
improved performance somewhat. As it was not built upon
489:
Infrequently used x86 instructions are implemented in
422:
A sub-notebook utilising a VIA Nehemiah C3 processor
766:
GHz_processor_review/ VIA C3 1 GHz
Processor Review
309:instructions, VIA C3 CPUs contain an undocumented
298:. The different CPU cores are built following the
958:
691:"VIA and Intel Settle Patent Infringement Cases"
576:"Hacker Finds Hidden 'God Mode' on Old x86 CPUs"
445:generation of chips were substantially cooler.
818:
399:encryption engine along with a notably small
373:. However, it was still based upon the aging
348:Uniquely, the retail C3 CPU shipped inside a
679:The Inquirer report, Friday 30 December 2005
654:. Cryptography Research, Inc. Archived from
718:
825:
811:
771:BlueSmoke - Review : VIA C3 Processor
613:
611:
325:
25:
573:
426:While slower than x86 CPUs being sold by
605:, Digit-Life, accessed January 15, 2007.
603:VIA Cyrix III (Samuel 2) 600 and 667 MHz
452:
417:
300:design methodology of Centaur Technology
693:. VIA Technologies, Inc. Archived from
608:
369:instructions in favour of implementing
977:Computer-related introductions in 2001
959:
719:Diefendorff, Keith (7 December 1998).
617:
806:
761:VIA's Small & Quiet Eden Platform
413:
388:"Nehemiah" (C5XL) core were the twin
967:VIA Technologies x86 microprocessors
832:
13:
711:
479:out-of-order instruction execution
14:
988:
744:
730:. MDR Electronic Publishing Group
574:Wagenseil, Paul (9 August 2018).
390:hardware random number generators
355:
776:http://www.cpushack.com/VIA.html
551:List of VIA Eden microprocessors
102:64 KiB instruction + 64 KiB data
530:
115:Architecture and classification
721:"WinChip 4 Thumbs Nose at ILP"
683:
672:
641:
595:
567:
546:List of VIA C3 microprocessors
170:(RNG, Nehemiah; AES Nehemiah+)
1:
618:Rutter, Daniel (2011-12-03).
561:
510:
86:100 MHz to 200 MHz
75:500 MHz to 1.4 GHz
7:
620:"Review: 800MHz Via C3 CPU"
556:List of VIA microprocessors
539:
505:
403:chip package the size of a
10:
993:
218:Products, models, variants
922:
881:
840:
791:VIA C3 Kernel for FreeBSD
311:Alternate Instruction Set
266:
256:
251:
222:
217:
198:
182:
177:
145:
129:
119:
114:
106:
95:
90:
79:
65:
60:
46:
38:
33:
24:
972:Embedded microprocessors
320:
284:central processing units
756:VIA C3 Gold CPU - 1 GHz
601:Poluvyalov, Alexander.
326:Samuel 2 and Ezra cores
178:Physical specifications
751:VIA-C3-Nehemiah review
458:
423:
384:at just 133 MHz.
728:Microprocessor Report
456:
448:
421:
315:privilege escalation
131:Instruction set
121:Technology node
282:is a family of x86
47:Common manufacturer
34:General information
21:
935:Centaur Technology
796:2011-07-23 at the
459:
424:
414:Design methodology
292:Centaur Technology
288:personal computers
125:0.13 ÎĽm to 0.15 ÎĽm
19:
954:
953:
470:, and aggressive
276:
275:
984:
834:VIA Technologies
827:
820:
813:
804:
803:
739:
737:
735:
725:
706:
705:
703:
702:
687:
681:
676:
670:
669:
667:
666:
660:
653:
645:
639:
638:
636:
635:
626:. Archived from
615:
606:
599:
593:
592:
590:
588:
571:
379:single data rate
296:VIA Technologies
110:64 KiB exclusive
29:
22:
18:
992:
991:
987:
986:
985:
983:
982:
981:
957:
956:
955:
950:
918:
877:
848:Microprocessors
836:
831:
798:Wayback Machine
747:
742:
733:
731:
723:
714:
712:Further reading
709:
700:
698:
689:
688:
684:
677:
673:
664:
662:
658:
651:
647:
646:
642:
633:
631:
616:
609:
600:
596:
586:
584:
572:
568:
564:
542:
533:
513:
508:
457:VIA C3, 800 MHz
451:
416:
401:ball grid array
358:
328:
323:
305:In addition to
247:
244:Nehemiah+ (C5P)
241:Nehemiah (C5XL)
223:Core names
213:
194:
173:
56:
17:
12:
11:
5:
990:
980:
979:
974:
969:
952:
951:
949:
948:
942:
937:
932:
926:
924:
920:
919:
917:
916:
911:
906:
901:
899:VIA CoreFusion
896:
891:
885:
883:
879:
878:
876:
875:
870:
865:
860:
855:
850:
844:
842:
838:
837:
830:
829:
822:
815:
807:
801:
800:
788:
783:
778:
773:
768:
763:
758:
753:
746:
745:External links
743:
741:
740:
715:
713:
710:
708:
707:
682:
671:
640:
607:
594:
581:Tom's Hardware
565:
563:
560:
559:
558:
553:
548:
541:
538:
532:
529:
512:
509:
507:
504:
503:
502:
494:
487:
483:
475:
464:primary caches
450:
447:
415:
412:
405:US 1 cent coin
382:front-side bus
377:, running the
357:
356:Nehemiah cores
354:
350:decorative tin
327:
324:
322:
319:
274:
273:
268:
264:
263:
258:
254:
253:
249:
248:
246:
245:
242:
239:
236:
233:
232:Samuel 2 (C5B)
230:
226:
224:
220:
219:
215:
214:
212:
211:
208:
202:
200:
196:
195:
193:
192:
188:
186:
180:
179:
175:
174:
172:
171:
161:
160:(Samuel, Ezra)
155:
149:
147:
143:
142:
133:
127:
126:
123:
117:
116:
112:
111:
108:
104:
103:
100:
93:
92:
88:
87:
84:
77:
76:
73:
63:
62:
58:
57:
55:
54:
50:
48:
44:
43:
40:
36:
35:
31:
30:
15:
9:
6:
4:
3:
2:
989:
978:
975:
973:
970:
968:
965:
964:
962:
946:
943:
941:
938:
936:
933:
931:
928:
927:
925:
921:
915:
912:
910:
907:
905:
902:
900:
897:
895:
892:
890:
887:
886:
884:
880:
874:
871:
869:
866:
864:
861:
859:
856:
854:
851:
849:
846:
845:
843:
839:
835:
828:
823:
821:
816:
814:
809:
808:
805:
799:
795:
792:
789:
787:
784:
782:
779:
777:
774:
772:
769:
767:
764:
762:
759:
757:
754:
752:
749:
748:
729:
722:
717:
716:
697:on 2007-03-11
696:
692:
686:
680:
675:
661:on 2006-12-31
657:
650:
644:
630:on 2018-03-25
629:
625:
621:
614:
612:
604:
598:
583:
582:
577:
570:
566:
557:
554:
552:
549:
547:
544:
543:
537:
528:
526:
522:
518:
499:
495:
492:
488:
484:
480:
476:
473:
469:
465:
461:
460:
455:
446:
444:
440:
435:
433:
429:
420:
411:
408:
406:
402:
398:
393:
391:
385:
383:
380:
376:
372:
368:
364:
353:
351:
346:
342:
340:
336:
332:
331:VIA Cyrix III
318:
316:
312:
308:
303:
301:
297:
293:
289:
285:
281:
272:
269:
265:
262:
259:
255:
250:
243:
240:
237:
234:
231:
228:
227:
225:
221:
216:
209:
207:
204:
203:
201:
197:
190:
189:
187:
185:
181:
176:
169:
165:
162:
159:
156:
154:
151:
150:
148:
144:
141:
137:
134:
132:
128:
124:
122:
118:
113:
109:
105:
101:
99:
94:
89:
85:
82:
78:
74:
72:
69:
64:
59:
52:
51:
49:
45:
41:
37:
32:
28:
23:
908:
732:. Retrieved
727:
699:. Retrieved
695:the original
685:
674:
663:. Retrieved
656:the original
643:
632:. Retrieved
628:the original
623:
597:
585:. Retrieved
579:
569:
534:
531:Legal issues
514:
436:
425:
409:
394:
386:
359:
347:
343:
329:
304:
294:and sold by
290:designed by
279:
277:
238:Ezra-T (C5N)
229:Samuel (C5A)
940:WonderMedia
930:VIA PadLock
486:processors.
472:prefetching
439:P4 Prescott
257:Predecessor
61:Performance
961:Categories
701:2007-03-12
665:2007-03-12
634:2018-10-15
624:Dan's Data
562:References
482:scenarios.
443:Intel Core
375:Socket 370
235:Ezra (C5C)
206:Socket 370
146:Extensions
71:clock rate
914:Cyrix III
734:14 August
587:10 August
511:Contracts
491:microcode
267:Successor
261:Cyrix III
923:See also
894:VIA Eden
889:VIA Nano
882:Products
853:Chipsets
794:Archived
540:See also
506:Business
501:however.
466:, large
335:L2 cache
210:EBGA 368
107:L2 cache
39:Launched
945:Zhaoxin
525:Presage
517:Lafesta
252:History
199:Sockets
168:PadLock
909:VIA C3
904:VIA C7
523:, and
521:Murano
367:3DNow!
280:VIA C3
271:VIA C7
158:3DNow!
136:x86-16
83:speeds
841:Lists
724:(PDF)
659:(PDF)
652:(PDF)
432:Intel
339:Cyrix
321:Cores
184:Cores
140:IA-32
98:cache
91:Cache
66:Max.
863:Eden
858:Nano
736:2018
589:2018
498:RISC
468:TLBs
430:and
286:for
278:The
42:2001
428:AMD
397:AES
371:SSE
363:FPU
307:x86
164:SSE
153:MMX
96:L1
81:FSB
68:CPU
53:VIA
963::
947:JV
873:C3
868:C7
726:.
622:.
610:^
578:.
519:,
449:C3
352:.
317:.
302:.
166:,
138:,
20:C3
826:e
819:t
812:v
738:.
704:.
668:.
637:.
591:.
191:1
Text is available under the Creative Commons Attribution-ShareAlike License. Additional terms may apply.
