Knowledge

Random test generator

Source 📝

27: 181:
for later use. Because of their simplistic nature, table based generators may be used by less skilled personnel to create interesting tests. There is a drawback to these generators however, as their implementation is generally restricted to simple architectures. Usage on more complex ISAs may result
206:
Dynamic generators incorporate significant knowledge about the architecture being tested. They enhance the ability of less-skilled users to generate complex tests that can hit hard-to-reach corner cases without stumbling on subtle programming pitfalls. This added knowledge, flexibility and
198:. Static generators are capable of producing more random behavior than table based generators, but still have trouble hitting many corner-cases. In addition, the skill level required to create and maintain such a tool rises sharply once this level of sophistication is reached. 172:
Table based test generators are the simplest RTGs available. Creation of such generators can be accomplished relatively quickly, and maintenance requirements are often low. These generators work by capturing knowledge of the design's
250: 164:
that can be created in a matter of weeks to full featured systems requiring extensive software development. Random test generators are most often created by the designing organizations.
207:
ease-of-use is reflected in a more complex generator, and consequently the cost of creating and maintaining the generator are greater than for table-based or static generators.
153:
verification environment, the simulator processes input created by the RTG and coverage monitors may be used to verify that the generator is properly testing the design.
194:
Static generators are similar to table based generators with the exception that the majority of the instruction, operand and data selection reside in complex
91: 316: 63: 44: 70: 77: 110: 302:
IEEE article - A universal random test generator for functional verification of microprocessors and system-on-chip
59: 126:(often abbreviated RTG or ISG for Instruction Stream Generator or Instruction Sequence Generator) are a type of 48: 174: 296: 278: 161: 84: 131: 37: 186:
or create complex scenarios. Table based generators may also generate invalid tests at times.
8: 178: 157: 139: 127: 146: 195: 301: 135: 310: 227: 288: 292: 183: 150: 26: 283: 138:. Their primary use lies in providing input stimulus to a 16:
Type of functional verification unit for hardware design
51:. Unsourced material may be challenged and removed. 156:Random test generators range in scope from simple 308: 251:"Random Test Generator - Bridging the gap | BCS" 167: 111:Learn how and when to remove this message 309: 201: 222: 220: 189: 49:adding citations to reliable sources 20: 13: 14: 328: 272: 232:, OpenHW Group, February 21, 2023 217: 25: 317:Electronic circuit verification 36:needs additional citations for 243: 1: 210: 175:instruction set architecture 7: 297:Russian Academy of Sciences 229:Introduction to FORCE-RISCV 10: 333: 182:in an inability to reach 284:Obsidian Software RAVEN 132:functional verification 60:"Random test generator" 168:Table Based Generators 124:Random test generators 295:ISG developed by the 177:and storing it in a 45:improve this article 179:relational database 202:Dynamic Generators 160:and parameterized 190:Static Generators 140:device under test 128:computer software 121: 120: 113: 95: 324: 266: 265: 263: 261: 247: 241: 240: 239: 237: 224: 130:that is used in 116: 109: 105: 102: 96: 94: 53: 29: 21: 332: 331: 327: 326: 325: 323: 322: 321: 307: 306: 279:IBM Genesys Pro 275: 270: 269: 259: 257: 249: 248: 244: 235: 233: 226: 225: 218: 213: 204: 196:procedural code 192: 170: 136:microprocessors 117: 106: 100: 97: 54: 52: 42: 30: 17: 12: 11: 5: 330: 320: 319: 305: 304: 299: 286: 281: 274: 273:External links 271: 268: 267: 242: 215: 214: 212: 209: 203: 200: 191: 188: 169: 166: 119: 118: 33: 31: 24: 15: 9: 6: 4: 3: 2: 329: 318: 315: 314: 312: 303: 300: 298: 294: 290: 287: 285: 282: 280: 277: 276: 256: 252: 246: 231: 230: 223: 221: 216: 208: 199: 197: 187: 185: 180: 176: 165: 163: 159: 154: 152: 148: 143: 141: 137: 133: 129: 125: 115: 112: 104: 93: 90: 86: 83: 79: 76: 72: 69: 65: 62: –  61: 57: 56:Find sources: 50: 46: 40: 39: 34:This article 32: 28: 23: 22: 19: 260:February 25, 258:. Retrieved 254: 245: 236:February 25, 234:, retrieved 228: 205: 193: 184:corner cases 171: 155: 144: 123: 122: 107: 101:January 2019 98: 88: 81: 74: 67: 55: 43:Please help 38:verification 35: 18: 293:open-source 255:www.bcs.org 211:References 147:simulation 71:newspapers 289:MicroTESK 151:testbench 311:Category 158:scripts 85:scholar 162:macros 87:  80:  73:  66:  58:  291:, an 145:In a 92:JSTOR 78:books 262:2023 238:2023 64:news 134:of 47:by 313:: 253:. 219:^ 142:. 264:. 149:/ 114:) 108:( 103:) 99:( 89:· 82:· 75:· 68:· 41:.

Index


verification
improve this article
adding citations to reliable sources
"Random test generator"
news
newspapers
books
scholar
JSTOR
Learn how and when to remove this message
computer software
functional verification
microprocessors
device under test
simulation
testbench
scripts
macros
instruction set architecture
relational database
corner cases
procedural code


Introduction to FORCE-RISCV
"Random Test Generator - Bridging the gap | BCS"
IBM Genesys Pro
Obsidian Software RAVEN
MicroTESK

Text is available under the Creative Commons Attribution-ShareAlike License. Additional terms may apply.