Knowledge

Sequential logic

Source 📝

235:. This problem is not as severe in synchronous circuits because the outputs of the memory elements only change at each clock pulse. The interval between clock signals is designed to be long enough to allow the outputs of the memory elements to "settle" so they are not changing when the next clock comes. Therefore, the only timing problems are due to "asynchronous inputs"; inputs to the circuit from other systems which are not synchronized to the clock signal. 152:. The interval between clock pulses must be long enough so that all the logic gates have time to respond to the changes and their outputs "settle" to stable logic values before the next clock pulse occurs. As long as this condition is met (ignoring certain other details) the circuit is guaranteed to be stable and reliable. This determines the maximum operating speed of the synchronous circuit. 159:
The maximum possible clock rate is determined by the slowest logic path in the circuit, otherwise known as the critical path. Every logical calculation, from the simplest to the most complex, must complete in one clock cycle. So logic paths that complete their calculations quickly are idle much of
72:
with "channel up" and "channel down" buttons. Pressing the "up" button gives the television an input telling it to switch to the next channel above the one it is currently receiving. If the television is on channel 5, pressing "up" switches it to receive channel 6. However, if the television is on
209:
is not synchronized by a clock signal; the outputs of the circuit change directly in response to changes in inputs. The advantage of asynchronous logic is that it can be faster than synchronous logic, because the circuit doesn't have to wait for a clock signal to process inputs. The speed of the
173:
The clock signal must be distributed to every flip-flop in the circuit. As the clock is usually a high-frequency signal, this distribution consumes a relatively large amount of power and dissipates much heat. Even the flip-flops that are doing nothing consume a small amount of power, thereby
73:
channel 8, pressing "up" switches it to channel "9". In order for the channel selection to operate correctly, the television must be aware of which channel it is currently receiving, which was determined by past channel selections. The television stores the current channel as part of its
160:
the time, waiting for the next clock pulse. Therefore, synchronous logic can be slower than asynchronous logic. One way to speed up synchronous circuits is to split complex operations into several simple operations which can be performed in successive clock cycles, a technique known as
221:
However, asynchronous logic is more difficult to design and is subject to problems not encountered in synchronous designs. The main problem is that digital memory elements are sensitive to the order that their input signals arrive; if two signals arrive at a
178:
in the chip. In battery-powered devices, additional hardware and software complexity is required to reduce the clock speed or temporarily turn off the clock while the device is not being actively used, in order to maintain a usable battery
141:
of the circuit. The state of the synchronous circuit only changes on clock pulses. At each cycle, the next state is determined by the current state and the value of the input signals when the clock pulse occurs.
132:. The output of each flip-flop only changes when triggered by the clock pulse, so changes to the logic signals throughout the circuit all begin at the same time, at regular intervals, synchronized by the clock. 226:
or latch at almost the same time, which state the circuit goes into can depend on which signal gets to the gate first. Therefore, the circuit can go into the wrong state, depending on small differences in the
145:
The main advantage of synchronous logic is its simplicity. The logic gates which perform the operations on the data require a finite amount of time to respond to changes to their inputs. This is called
79:. When a "channel up" or "channel down" input is given to it, the sequential logic of the channel selection circuitry calculates the new channel from the input and the current channel. 238:
Asynchronous sequential circuits are typically used only in a few critical parts of otherwise synchronous systems where speed is at a premium, such as parts of microprocessors and
65:, a basic building block in all digital circuitry. Virtually all circuits in practical digital devices are a mixture of combinational and sequential logic. 300: 245:
The design of asynchronous logic uses different mathematical models and techniques from synchronous logic, and is an active area of research.
572: 362: 396: 804: 842: 135:
The output of all the storage elements (flip-flops) in the circuit at any given time, the binary data they contain, is called the
744: 274: 847: 331: 524: 491: 473: 679: 410: 376: 1012: 792: 691: 547:(xiii+1+123+7 pages) (NB. The back cover of this book erroneously states volume 4, whereas it actually is volume 101.) 726: 565: 450: 128:
which is distributed to all the memory elements in the circuit. The basic memory element in synchronous logic is the
345: 314: 90:
types. In synchronous sequential circuits, the state of the device changes only at discrete times in response to a
1007: 738: 674: 505:
Asynchronous Operators of Sequential Logic: Venjunction & Sequention — Digital Circuits Analysis and Design
864: 732: 507:. Lecture Notes in Electrical Engineering (LNEE). Vol. 101 (1 ed.). Berlin / Heidelberg, Germany: 1017: 558: 94:. In asynchronous circuits the state of the device can change at any time in response to changing inputs. 981: 876: 896: 854: 465: 402: 797: 782: 708: 668: 239: 809: 714: 702: 137: 75: 50: 859: 637: 632: 223: 129: 953: 750: 965: 919: 787: 685: 622: 111: 891: 886: 869: 589: 264: 189: 162: 62: 8: 938: 881: 720: 642: 617: 581: 392: 259: 254: 44: 20: 958: 943: 824: 662: 627: 87: 48:, whose output is a function of only the present input. That is, sequential logic has 914: 538: 530: 520: 469: 446: 434: 406: 372: 368: 364:
Electrical, Electronics, and Digital Hardware Essentials for Scientists and Engineers
341: 310: 228: 211: 148: 83: 512: 484: 837: 832: 814: 777: 772: 697: 657: 508: 119: 27: 767: 232: 167: 69: 516: 1001: 948: 931: 926: 534: 442: 35: 269: 124: 91: 38:
whose output depends on the present value of its input signals and on the
986: 652: 597: 430: 215: 175: 550: 19:"Sequential circuit" redirects here. For the synthesizer company, see 612: 337: 306: 607: 602: 39: 542: 170:
design and helps to improve the performance of modern processors.
68:
A familiar example of a device with sequential logic is a
42:
of past inputs, the input history. This is in contrast to
485:"Asynchronous logic elements. Venjunction and sequention" 503:
Vasyukevich, Vadim O. (2011). Written at Riga, Latvia.
122:) generates a sequence of repetitive pulses called the 82:Digital sequential logic circuits are divided into 385: 999: 183: 97: 155:Synchronous logic has two main disadvantages: 566: 429: 354: 391: 323: 502: 482: 573: 559: 294: 292: 290: 210:device is potentially limited only by the 459: 360: 333:Sequential Logic: Analysis and Synthesis 329: 166:. This technique is extensively used in 745:Application-specific integrated circuit 580: 287: 275:Application-specific integrated circuit 1000: 61:Sequential logic is used to construct 58:) while combinational logic does not. 554: 231:of the logic gates. This is called a 102:Nearly all sequential logic today is 680:Three-dimensional integrated circuit 462:Switching and Finite Automata Theory 110:logic. In a synchronous circuit, an 460:Kohavi, Zvi; Jha, Niraj K. (2009). 298: 13: 692:Erasable programmable logic device 423: 398:Digital Design: A Systems Approach 14: 1029: 727:Complex programmable logic device 497:from the original on 2011-07-22. 739:Field-programmable object array 675:Mixed-signal integrated circuit 483:Vasyukevich, Vadim O. (2009). 1: 865:Hardware description language 733:Field-programmable gate array 395:; Harting, R. Curtis (2012). 280: 184:Asynchronous sequential logic 98:Synchronous sequential logic 7: 877:Formal equivalence checking 248: 10: 1034: 897:Hierarchical state machine 855:Transaction-level modeling 466:Cambridge University Press 403:Cambridge University Press 187: 18: 1013:Logic in computer science 974: 907: 823: 798:Digital signal processing 783:Logic in computer science 760: 709:Programmable logic device 669:Hybrid integrated circuit 588: 517:10.1007/978-3-642-21611-4 439:Contemporary Logic Design 330:Cavanagh, Joseph (2006). 240:digital signal processing 810:Switching circuit theory 715:Programmable Array Logic 703:Programmable logic array 299:Vai, M. Michael (2000). 860:Register-transfer level 1008:Automata (computation) 751:Tensor Processing Unit 361:Lipiansky, Ed (2012). 966:Electronic literature 920:Hardware acceleration 788:Computer architecture 686:Emitter-coupled logic 623:Printed circuit board 112:electronic oscillator 63:finite-state machines 16:Type of logic circuit 892:Finite-state machine 870:High-level synthesis 805:Circuit minimization 393:Dally, William James 265:Asynchronous circuit 190:Asynchronous circuit 1018:Digital electronics 939:Digital photography 721:Generic Array Logic 643:Combinational logic 618:Printed electronics 582:Digital electronics 260:Synchronous circuit 255:Combinational logic 45:combinational logic 21:Sequential Circuits 887:Asynchronous logic 663:Integrated circuit 628:Electronic circuit 435:Borriello, Gaetano 229:propagation delays 212:propagation delays 995: 994: 944:Digital telephone 915:Computer hardware 882:Synchronous logic 526:978-3-642-21610-7 475:978-0-521-85748-2 149:propagation delay 1025: 648:Sequential logic 575: 568: 561: 552: 551: 546: 498: 496: 489: 479: 456: 417: 416: 412:978-0-52119950-6 389: 383: 382: 378:978-1-11841454-5 371:. p. 8.39. 358: 352: 351: 327: 321: 320: 296: 207:sequential logic 32:sequential logic 1033: 1032: 1028: 1027: 1026: 1024: 1023: 1022: 998: 997: 996: 991: 970: 903: 838:Place and route 833:Logic synthesis 819: 815:Gate equivalent 778:Logic synthesis 773:Boolean algebra 756: 698:Macrocell array 658:Boolean circuit 584: 579: 527: 509:Springer-Verlag 494: 487: 476: 453: 426: 424:Further reading 421: 420: 413: 405:. p. 291. 390: 386: 379: 359: 355: 348: 328: 324: 317: 309:. p. 147. 297: 288: 283: 251: 192: 186: 120:clock generator 100: 28:automata theory 24: 17: 12: 11: 5: 1031: 1021: 1020: 1015: 1010: 993: 992: 990: 989: 984: 978: 976: 972: 971: 969: 968: 963: 962: 961: 956: 954:cinematography 946: 941: 936: 935: 934: 924: 923: 922: 911: 909: 905: 904: 902: 901: 900: 899: 889: 884: 879: 874: 873: 872: 867: 857: 852: 851: 850: 845: 835: 829: 827: 821: 820: 818: 817: 812: 807: 802: 801: 800: 793:Digital signal 790: 785: 780: 775: 770: 768:Digital signal 764: 762: 758: 757: 755: 754: 748: 742: 736: 730: 724: 718: 712: 706: 700: 695: 689: 683: 677: 672: 666: 660: 655: 650: 645: 640: 635: 630: 625: 620: 615: 610: 605: 600: 594: 592: 586: 585: 578: 577: 570: 563: 555: 549: 548: 525: 500: 480: 474: 464:(3 ed.). 457: 451: 441:(2 ed.). 425: 422: 419: 418: 411: 384: 377: 353: 346: 340:. p. ix. 322: 315: 285: 284: 282: 279: 278: 277: 272: 267: 262: 257: 250: 247: 233:race condition 188:Main article: 185: 182: 181: 180: 171: 168:microprocessor 99: 96: 70:television set 15: 9: 6: 4: 3: 2: 1030: 1019: 1016: 1014: 1011: 1009: 1006: 1005: 1003: 988: 985: 983: 982:Metastability 980: 979: 977: 975:Design issues 973: 967: 964: 960: 957: 955: 952: 951: 950: 949:Digital video 947: 945: 942: 940: 937: 933: 930: 929: 928: 927:Digital audio 925: 921: 918: 917: 916: 913: 912: 910: 906: 898: 895: 894: 893: 890: 888: 885: 883: 880: 878: 875: 871: 868: 866: 863: 862: 861: 858: 856: 853: 849: 846: 844: 841: 840: 839: 836: 834: 831: 830: 828: 826: 822: 816: 813: 811: 808: 806: 803: 799: 796: 795: 794: 791: 789: 786: 784: 781: 779: 776: 774: 771: 769: 766: 765: 763: 759: 752: 749: 746: 743: 740: 737: 734: 731: 728: 725: 722: 719: 716: 713: 710: 707: 704: 701: 699: 696: 693: 690: 687: 684: 681: 678: 676: 673: 670: 667: 664: 661: 659: 656: 654: 651: 649: 646: 644: 641: 639: 636: 634: 631: 629: 626: 624: 621: 619: 616: 614: 611: 609: 606: 604: 601: 599: 596: 595: 593: 591: 587: 583: 576: 571: 569: 564: 562: 557: 556: 553: 544: 540: 536: 532: 528: 522: 518: 514: 510: 506: 501: 493: 486: 481: 477: 471: 467: 463: 458: 454: 452:0-201-30857-6 448: 444: 443:Prentice Hall 440: 436: 432: 428: 427: 414: 408: 404: 400: 399: 394: 388: 380: 374: 370: 366: 365: 357: 349: 343: 339: 335: 334: 326: 318: 312: 308: 304: 303: 295: 293: 291: 286: 276: 273: 271: 268: 266: 263: 261: 258: 256: 253: 252: 246: 243: 241: 236: 234: 230: 225: 219: 217: 213: 208: 204: 200: 196: 191: 177: 172: 169: 165: 164: 158: 157: 156: 153: 151: 150: 143: 140: 139: 133: 131: 127: 126: 121: 117: 113: 109: 105: 95: 93: 89: 85: 80: 78: 77: 71: 66: 64: 59: 57: 53: 52: 47: 46: 41: 37: 36:logic circuit 34:is a type of 33: 29: 22: 908:Applications 647: 504: 461: 438: 397: 387: 363: 356: 347:0-84937564-9 332: 325: 316:0-84931876-9 301: 270:Logic design 244: 237: 220: 206: 202: 198: 195:Asynchronous 194: 193: 161: 154: 147: 144: 136: 134: 125:clock signal 123: 115: 107: 103: 101: 92:clock signal 88:asynchronous 81: 74: 67: 60: 55: 49: 43: 31: 25: 638:Memory cell 499:(118 pages) 431:Katz, Randy 302:VLSI Design 216:logic gates 174:generating 108:synchronous 84:synchronous 1002:Categories 987:Runt pulse 959:television 653:Logic gate 598:Transistor 590:Components 543:2011929655 281:References 242:circuits. 203:self-timed 176:waste heat 163:pipelining 843:Placement 633:Flip-flop 613:Capacitor 535:1876-1100 338:CRC Press 307:CRC Press 224:flip-flop 199:clockless 130:flip-flop 114:called a 608:Inductor 603:Resistor 492:Archived 437:(2005). 249:See also 40:sequence 848:Routing 682:(3D IC) 214:of the 104:clocked 825:Design 761:Theory 747:(ASIC) 741:(FPOA) 735:(FPGA) 729:(CPLD) 694:(EPLD) 541:  533:  523:  472:  449:  409:  375:  344:  313:  218:used. 56:memory 932:radio 753:(TPU) 723:(GAL) 717:(PAL) 711:(PLD) 705:(PLA) 688:(ECL) 671:(HIC) 495:(PDF) 488:(PDF) 369:Wiley 179:life. 138:state 116:clock 76:state 51:state 665:(IC) 539:LCCN 531:ISSN 521:ISBN 470:ISBN 447:ISBN 407:ISBN 373:ISBN 342:ISBN 311:ISBN 118:(or 86:and 513:doi 201:or 106:or 26:In 1004:: 537:. 529:. 519:. 511:. 490:. 468:. 445:. 433:; 401:. 367:. 336:. 305:. 289:^ 205:) 30:, 574:e 567:t 560:v 545:. 515:: 478:. 455:. 415:. 381:. 350:. 319:. 197:( 54:( 23:.

Index

Sequential Circuits
automata theory
logic circuit
sequence
combinational logic
state
finite-state machines
television set
state
synchronous
asynchronous
clock signal
electronic oscillator
clock generator
clock signal
flip-flop
state
propagation delay
pipelining
microprocessor
waste heat
Asynchronous circuit
propagation delays
logic gates
flip-flop
propagation delays
race condition
digital signal processing
Combinational logic
Synchronous circuit

Text is available under the Creative Commons Attribution-ShareAlike License. Additional terms may apply.